

TITLE	Page
Cover Sheet	1
Block Diagram	2
CPU-Memory, CPU-PEG/Display	3,4
CPU-Control/MISC/CFG/Audio	5
CPU-Power,CPU-GND	6,7
DDR4 1/2,DDR4-POWER/GND-1/2	8,9,10,11
PCH-USB/PCIE/DMI/SATA	12
PCH-Audio/Display/Clock	13
PCH-GPIO/USBOC#/SATASTRAP	14
PCH-LPC/SPI/SMBUS/MISC	15
PCH-Power,PCH-GND,PCH-Strap	16,17,18
PCIE SLOT-CPU(X16)	19
PCIE SLOT-PCH(X1)	20
SIO-NCT5563D-M/FAN CONTROLLOR	21,22
AUDIO - ALC892/887,AUDIO - depop circuit	23,24
LAN - RTL8111H	25
DVI/HDMI/VGA	26,27,28
USB2.0/USB3.0/SATA connector	29,30,31
CUT_VBAT circuit/BIOS ROM	32,33
ACPI CONTROLLER	34
PWM-RT3606BC/VCORE 3PHASE/VGT 2PHASE	35,36,37
DDR-RT8231/DDR-MP2147-VPP25	38,39
CPU PWR_ST/PLL	40
PCH Core power	41
VCCSA - POWER/VCCIO - POWER	42,43
ATX F_Panel/TPM/MSI_LED	44
DEBUG LED/EMI CAP/Manial Part	45,46,47
Power Map/Power Sequence/GPIO MAP	48,49,50
Revision History	51

MS-7996

ATX:235*180

Ver: 10

Intel -SkyLake-S plamform

CPU:

LGA1151
CPU POWER PAK *3 Phase
GT POWER PAK *2 Phase

System Chipset:

SPT-H :B150
SPT-H :H150

Onboard Chip:

HD Audio Codec: ALC892
SIO: NCT5563D
Flash ROM: SPI 64 MB
DP to VGA: ITE6515

PWM:

VCORE - RT3606
DDR - RT8231
PCH(1.0V) - UP1540
VCCSA - RT8125C
VCCIO - NB681(Converter)
VPP25 - MP2147

Main Memory:

DDR4 * 2 (Dual Channel)

LDO:

VCCSTPLL - GS7133


ACPI:


5VDAUL:uP7501
5VDIMM:uP7501
3VSB:GS7133+PN MOS
3VDSW:GS7133


Expansion Slots:

PCI Express (X16) Slot * 1
PCI Express (X1) Slot * 2

MS-7996 Block Diagram









CFG Strap


CFG Table			
	HIGH	LOW	SEL LOCK
0	No Lock	LOCK	PCU RSVN
2	NORM	REVERSE	PEG LANE REVERSAL
3			RSVN
4	DISABLE	ENABLE	eDP
5	DISABLE	ENABLE	PEG0CFGSEL[0]
6	DISABLE	ENABLE	PEG0CFGSEL[1]
7	RESET#	BIOS REQ	PEG OVFLOW TRAINING
8			RSVN
9			RSVN
10			RSVN
11			RSVN
12			RSVN
13			RSVN
14	RSVN		
15	RSVN		





```


    Close CPU <1100 mil
    1000 mil < CPU XDP MBP0~1 < 6000 mil


```









2015.06.02 depop
















MICRO-STAR INT'L CO.,LTD


MS-7996

Size	Document Description	Rev
Custom	DDR4-POWER/GND-1	10
Date: Friday, August 07, 2015	Sheet 10 of 51	





<https://vinafix.com>

0.1uFxl per dimm




Vinafix.com



20150408 REMOVE

20150106 for EMI 測試



PCIECOMP_P Length Match < 5mil


PCIECOMP_N

2015.5.22 remove SATA-E

2015.5.22 remove SATA-E

sku	1	2	3	4	5	6	7	8	9	10	11	12	13	14
H110	USB3/ OTG	USB3/ SSIC	USB3/ SSIC	USB3	N/A	N/A	N/A	N/A	N/A	LAN Only	PCle/ LAN	PCle	PCle	PCle
B150	USB3/ OTG	USB3/ SSIC	USB3/ SSIC	USB3	USB3	USB3	N/A	N/A	N/A	LAN Only	PCle/ LAN	PCle	PCle	PCle
H170	USB3/ OTG	USB3/ SSIC	USB3/ SSIC	USB3	USB3	USB3	USB3	USB3	PCle	PCle/ LAN	PCle/ LAN	PCle	PCle	PCle
Z170	USB3/ OTG	USB3/ SSIC	USB3/ SSIC	USB3	USB3	USB3	USB3/ PCle	USB3/ PCle	USB3/ PCle	PCle/ LAN	PCle/ LAN	PCle	PCle	PCle


Sku	15	16	17	18	19	20	21	22	23	24	25	26	RST for PCIe Ports	
H110	PCle/ LAN	PCle	N/A	LAN	SATA*/ LAN	SATA*	SATA	SATA	N/A	N/A	N/A	N/A	0	
B150	PCle/LAN	PCle/ SATA*	PCle	PCle/ LAN	SATA*	SATA	SATA	SATA	SATA	SATA	N/A	N/A	0	
H170	SATA	SATA	PCle	LAN	SATA	SATA	SATA	SATA	SATA	SATA	PCle	PCle	2	
Z170	PCle/LAN	PCle/ SATA	PCle	PCle/ LAN	SATA	SATA	SATA	SATA	SATA	SATA	PCle	PCle	3	




MICRO-STAR INT'L CO.,LTD

MS-7996

Size Custom	Document Description PCH-USB/PCIE/DMI/SATA	Rev 10
Date: Friday, August 07, 2015	Sheet 12	of 51






MICRO-STAR INT'L CO.,LTD

MS-7996


Size Custom	Document Description PCH-GND	Rev 10
Date: Friday, August 07, 2015		Sheet 17 of 51

TOP Swap



Internal pull-down 20K is disabled after PLTRST#


No Reboot



0 : DISABLE (Default)
1 : ENABLE

Internal pull-down 20K is disabled after PLTRST#


AMT and SBA with confidentiality



0 : DISABLE
1 : ENABLE (Default)

Internal pull-down 20K is disabled after RSMRST


ESPI FLASH SHARING MODE



0 : MASTER ATTACHED FLASH SHARING
1 : SLAVE ATTACHED FLASH SHARING

Internal pull-down 20K is disabled after RSMRST


LPC eSPI Mode



0 : LPC
1 : eSPI

Internal pull-down 20K is disabled after RSMRST


Boot BIOS



0 : SPI
1 : LPC

Internal pull-down 20K is disabled after PLTRST

HDA_SDO




MICRO-STAR INT'L CO.,LTD

MS-7996

Size	Document Description	Rev
Custom	PCH-Strap	10
Date: Friday, August 07, 2015	Sheet 18 of 51	

2015.6.8 change net_name to SMBCLK_VSB and SMBDATA_VSB

15,20,38 SMBCLK_VSB
15,20,38 SMBDATA_VSB






2015.6.16 add C61



2015.6.8 change net_name to SMBCLK_VSB and SMBDATA_VSB




2014.12.29



注意分支




2015.6.16 add C65




2015.6.8 change net_name to SMBCLK_VSB and SMBDATA_VSB



2014.12.29





2015.6.16 add C75







MICRO-STAR INT'L CO.,LTD

MS-7996

Size	Document Description	Rev
Custom	PCIE SLOT-PCH(X1)	10
Date: Friday, August 07, 2015	Sheet 20 of 51	



HW Monitor - Voltage




	R350	R329	R357	R309	C354
5562D	O	X	O	O	X
5563D	O	O	O	O	O

2015.6.8 remove R343 R350


2015.6.11 remove R363 R357

3V Analog Power




POWER ON STRAPPING PIN FOR NCT5563D

PIN	5563D NAME	Circuit NAME	0	1
18	2E_4E_SEL	RTSA#	I/O ADDRESS 2E	I/O ADDRESS 4E
19	24M_48M_SEL	DTRA#	24M CLOCK SOURCE	48M CLOCK SOURCE
21	TESTMODE1_EN	SOUTA	DISABLE TESTMODE	ENABLE TESTMODE




Type G : 4 PIN CPU FAN FROM SIO



```



CPUFAN_PWR_OFF
GPIO Control
Deafult GPI
If USE CUT POWER
1.OPEN DRAIN LOW:SD# LOW  Active , CPUFAN(PIN2)= 0V
2.OPEN DRAIN : SD# Internal Pull high , CPUFAN(PIN2)=12V

```



Type H : 4 PIN SYS FAN FROM SIO

Vinafix.com







MICRO-STAR INT'L CO.,LTD

MS-7996


Size Custom	Document Description FAN CONTROLLOR	Rev 10
Date: Friday, August 07, 2015		Sheet 22 of 51

Type B:
ALC892/887



Rear Line OUT De-POP circuit

De-pop circuit for Rear Line out & Front Headphone out)



Digital

Analog



<https://vinafix.com>


History:

2014/02/13: stuff de-pop circuit of Line out & HP out.

RTL8111G/RTL8111H Giga LAN

8111H:B06-08111CC-R09
8111G:B06-081116C-R09

LAN Connector



Pin33: 4 via from top layer to GND layer
and make the via at the center of IC.

<https://vinafix.com>

8111G POWER Consumption


	3.3V @ mA	mW
10 M Idle/TxRx	17.15/116.7	56.6/385.1
100 M Idle/TxRx	71.45/129.5	235.8/427.4
Giga Idle/TxRx	179.1/243.9	591/804.9
ALDPS	6.41	21.15

8111H POWER Consumption

	3.3V @ mA	mW
10 M Idle/TxRx	9.9/84.69	32.67/279.48
100 M Idle/TxRx	48.11/92.44	158.76/305.05
Giga Idle/TxRx	124.5/177.57	410.85/585.98
ALDPS	5.50	18.15

ESD Protect

UL2&UL3 close to connector







MICRO-STAR INT'L CO.,LTD

MS-7996



Size	Document Description	Rev
Custom	LAN - RTL8111H	10
Date: Friday, August 07, 2015	Sheet 25 of 51	

DVI level shifter

VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)













For EMI




Vinafix.com


HDMI, DVI : 1920x1200 at 60 Hz (16:10 WUXGA)



HPD








For EMI




If connect to eDP port,must confirm whether it support hot plug detection HPD and re-auxtraining

Timing diagram for DP_TX0 and DP_TX1 signals. The diagram shows two differential signal pairs, DP_TX0 and DP_TX1, each with a period of 100 ns. The signals are shown as differential pairs with a common-mode voltage of 1.00V. The signals are labeled DP_TX0_P and DP_TX0_N for the first pair, and DP_TX1_P and DP_TX1_N for the second pair. The signals are shown as differential pairs with a common-mode voltage of 1.00V. The signals are labeled DP_TX0_P and DP_TX0_N for the first pair, and DP_TX1_P and DP_TX1_N for the second pair.




MS-7996


Size Custom	Document Description VGA - ITE6515	Rev 10
Date: Friday, August 07, 2015		Sheet 28 of 51



2015.05.28 Remove USB CAP EC33




2015.05.28 Remove USB CAP EC3




2015.05.28 change to 5V_RUSB2_1
2015.06.08 Remove R559,R575 and R605,R409





FRONT USB PORT 9,10



FRONT USB PORT 11,12




REAR USB PORT 5,6




2015.05.22 JUSB2 change to USB11,12
PS2_USB change to USB5,6

Vinafix.com

			MICRO-STAR INT'L CO.,LTD	
			MS-7996	
Size	Custom	Document Description	USB2.0 Connector	
Date:	Friday, August 07, 2015	Sheet	29	of 51
Rev	10			






MICRO-STAR INT'L CO.,LTD

MS-7996

Size	Document Description	Rev
Custom	SATA connector	10
Date: Friday, August 07, 2015	Sheet 31 of 51	

CUT_VBAT

2015.7.20 R295,R296 change to POP




Close to PCH





2015.6.1 add VBAT1 in bottom side

R287 1K1%4




tri-state		
INPUT		outout
PIN1	PIN2	pin4
L	H	H
L	L	L
H	X	Z




2014.12.29


RTCRST# R588 X 0R/4 RTCRST#_D
co-lay



2015.6.8 remove R1263



2015.6.10 add circuit




MICRO-STAR INT'L CO.,LTD

MS-7996

Size	Document Description	Rev
Custom	CUT_VABT circuit teknisi indonesia	10
Date:	Friday, August 07, 2015	Sheet 32 of 51






15 PCH_SPI0_MOSI << PCH_SPI0_MOSI
15 PCH_SPI0_MISO << PCH_SPI0_MISO
15 PCH_SPI0_CLK << PCH_SPI0_CLK
15 PCH_SPI0_CS0# << PCH_SPI0_CS0#
15 PCH_SPI0_IO2 << PCH_SPI0_IO2
15 PCH_SPI0_IO3 << PCH_SPI0_IO3




For TL624-1.1 (SKYLAKE)
In skylake, PCH core is powered by VSB which need sink RSMRST#
to low by SPI_SW_SEL.

- * if you not support Standby power in S5 Status, component Q14.G Pull-high to +12V & Q14 MOS select 2N7002
 - * if you support Standby power in S5 Status(Ex; PCH is B75 Chipset), component Q14.G Pull-high to ATX_5VSB, Q14 must select "Vth" under 1V (Component Suggestion as below)
- D03-0341409-A68 / D03-0230019-A30





Vinafix.com






ICCMAX: 79A
LL: 2.1m ohm

2015.7.20 R85,R93,R78 change to 1.07K





DDR4_1.2V 2.8A+ 4.75A+0.375A=7.925

2.8A FOR CPU
4.8A FOR 2DIMM DDR4
0.375A FOR VTT_DDR



OCP = 7.925A * 1.5 = 11.8875A

Current limit = $95.3K(R1054) * 5uA / 10 / 4mohm = 11.91A$

2015.05.22 change to DDR4

VID	Reference Voltage (V)
H	0.675
L	0.75

$$\begin{aligned} I_{rms} &= I_{out} * \sqrt{\left(\frac{V_{out}}{V_{in}}\right) * \left(1 - \left(\frac{V_{out}}{V_{in}}\right)\right)} \\ &= 9.357 * 0.44 \\ &= 4.154A \end{aligned}$$




2015.6.11 remove circuit




SLP_S4# de-assertion to VDDQ ramp down start

VPP ramp down after VDDQ ramp down



2015.04.23 R630改為上件, R277改為不上件


MS-7981 change to using RT8231



By layout modify


MAX: 7.925A

1.2V




UPI VOLTAGE CONSOLE



0x26: RH=18K, RL=13K



0.1uFx1 per dimm



2DIMM :1.12A FOR DDR VPP2.5V



MICRO-STAR INT'L CO.,LTD


MS-7996

Size Custom	Document Description DDR-MP2147-VPP25	Rev 10
Date: Friday, August 07, 2015	Sheet 39 of 51	

VCCSTPLL

1.0V; 250mA

For Cost down VCCST&VCCPLL merge



2015.05.25 add circuit

<https://vinafix.com>



MICRO-STAR INT'L CO.,LTD		
MS-7996		
Size Custom	Document Description CPU PWR_ST/PLL	Rev 10
Date: Friday, August 07, 2015		Sheet 40 of 51

PCH 1VSB

1.0V; 7.858A

OCp = 11.787A

Rocset = $1.5 * I_{max} * R_{dson}(low) / I_{ocset}$
 = $1.5 * 7.858 * 5mohm / 10uA$
 = 5.8935K

Rocs: 5.9K, OCp:

D03-4C05N03-005 : 11.8A

D03-632BA0C-N03 : 12.82A

use UBIQ MOS need Check

Rdson(low) 4.5V

D03-4C05N03-005 : 5 mohm

D03-632BA0C-N03 : 4.6mohm

D03-3056M00-U47 : 6.2mohm

2015.04.23 change to UP1540

2014.08.22 close to U34

2015.01.22
 for up1540:stuff R438->36K,
 C379->NC, C373->3.3nF
 for RT8125:R438.C379.C373->NC

2015.01.22
 for up1540:R403->2.2R, C362->1uF
 for RT8125:R403->10R, C362->1uF

$$I_{rms} = I_{out} * \sqrt{((V_{out}/V_{in}) * (1 - (V_{out}/V_{in})))}$$

$$= 10.664 * 0.4$$

$$= 4.2656A < 5000mA$$

MAX:10.664A

$$I_{min} = ((V_{in} - V_{out}) / (F_{sw} * k * I_{out_max})) * (V_{out}/V_{in})$$

$$= 0.8335uH (K = 30\%)$$

$$V_{out} = V_{ref} * (1 + R_{821}/R_{822})$$

$$= 0.8 * (1 + 1K/3.92K)$$

$$= 0.8 * 1.2551$$

$$= 1.004V$$

Vinafix.com



MICRO-STAR INT'L CO.,LTD


MS-7996

Size	Document Description	Rev
Custom	PCH Core power	10
Date: Friday, August 07, 2015	Sheet 41 of 51	

SA Power:1.05V,11.1A

$OCP = 11.1A * 1.4 = 15.54A$
 $R_{ocs}(R15) = OCP * R_{dson}(Low\ side) / I_{out}$
 $= 15.54 * (3.4)mohm / 10uA$
 $= 5.2836Kohm$

- RocS:5.2836K,OCP:
D03-4C05N03-005 : 15.76A
D03-632BA0C-N03 : 16.24A
use UBIQ MOS need Check
- Rdson(Low)10V
D03-4C05N03-005 : 3.4mohm
D03-632BA0C-N03 : 3.3mohm
D03-3056M00-U47 : 4.2mohm



$$I_{rms} = I_{out} * \sqrt{((V_{out}/V_{in}) * (1 - (V_{out}/V_{in})))}$$

$$= 11.1 * 0.2825$$

$$= 3.13575A$$

$$L_{min} = ((V_{in} - V_{out}) / (F_{sw} * k * I_{out_max})) * (V_{out}/V_{in})$$


$$= 0.5914uH (K = 30\%)$$

VCCIO


0.95V; 5.5A

IMAX 6A
ILIMIT=8.5~9A


LP#	C1	C0	VOUT(V)
0	X	X	0
1	0	0	0.85
1	0	1	0.875
1	1	0	0.95
1	1	1	0.975




ATX POWER CONNECTOR




FRONT PANNEL




Speaker Pin Header




LED (for NV5533)




PS2 POWER




MSI LED



TPM



DEBUG LED





GPIO LED	GPP_H21	GPP_H21	GPP_H21
	GPI PULL HIGH	GPO PO LOW	GPO PO LOW
亮			
滅	GPO LOW	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)

關機斷電狀態下，3個LED先維持default全暗，開機通電後：



1. 首先進行CPU checkCPU LED 亮，check PASS後則CPU LED滅掉。
2. 接著依序進行Memory /memory LED亮check PASS後則memory LED滅掉。
3. VGA的check/VGA LED亮，check PASS後則VGA LED滅掉。
4. 因此最後正常順利開機後，三個LED燈都是滅掉的。（系統重啟或其他原因造成系統重開機，則LED仍按上述行為動作）

EMI CAP




<https://vinafix.com>

2015.06.01 change to using E31-0407530-K08




2015.08.03
colay Heatsink for H110



2015.08.03
USB2.0 Connector colay for H110


VCC_DDR		VCC_DDR
VTT_DDR		VTT_DDR
5VDIMM		5VDIMM
3VSB		3VSB
VBAT		VBAT
3VDSW		3VDSW
PCH_1VSB		PCH_1VSB
VCORE		VCORE
VGTT		VGTT
VCCSA		VCCSA
VCCSTPLL		VCCSTPLL
VCCIO		VCCIO

2015.08.03
PCH H110 colay




Vinafix.com

20150423 PM Request cost down



Mounting Holes




Marketing Name貼紙



Optical Fiducial Marks-120



Simulation



2015/08/04 PK0-0799611-E48, 競華, 23, 寶安恩斯邁廠 (MSIS)
2015/08/04 PK0-0799611-E48, 競華, 27, 寶安恩斯邁廠 (MSIS)
2015/08/04 PK0-0799611-G37, 精成, 23, 寶安恩斯邁廠 (MSIS)
2015/08/04 PK0-0799611-G37, 精成, 28, 寶安恩斯邁廠 (MSIS)